Impact of Structural Faults on Neural Network Performance **IOWA STATE ASAP 2019** - The 30th IEEE Krishna Teja Chitty-Venkata and Arun Somani **UNIVERSITY** Conference on International Application-specific Systems, Iowa State University, Ames, IA, USA **College of Engineering Archietctures and Processors** {krishnat, arun}@iastate.edu July 15-17,2019, Cornell Tech, **Dependable Computing and Networking Laboratory New York** Impact of Faults Introduction ConvNet – Lenet-5 – Lenet-300-100 Hardware Acceleration of DNN: • DNNs are resistant to row faults till an • Specialized hardware architectures, such as a Tensor Processing Unit (TPU) [1], extent play important role to deliver higher performance in response to increasing size of • With n faulty rows, M%n input neurons are completely pruned from the network DNN. • The results of previous work [2] can be • Systolic Array is the heart of TPU, which is made of series of MAC Units. 50 applied to restore the accuracy in the case of row faults, but requires additional Veight Memo Faults in hardware : retraining of the entire network • All systems are prone to faults leading to errors partial sum + → partial sum - ConvNet - Lenet-5 - Lenet-300-100 Number of faulty Rows • Faults arise due to various reasons: improper design, • Column faults have very high Activation environmental factors, impact on network accuaracy (if the DNN manufacturing defects etc column is used)



Architecture (ISCA), 2017 ACM/IEEE 44th Annual International Symposium on IEEE, 2017, pp. 1-12 [2] J.J Zhang, T.Gu,K.Basu and S.Garg, "Analyzing and mitigating the impact of permanent faults on .IEEE, 2018, pp. 1–6.