

Impact of Structural Faults on Neural Network Performance


Introduction

Hardware Acceleration of DNN:

- Specialized hardware architectures, such as a Tensor Processing Unit (TPU) [1], play important role to deliver higher performance in response to increasing size of DNN.
- Systolic Array is the heart of TPU, which is made of series of MAC Units.

Faults in hardware :


- All systems are prone to faults leading to errors
- Faults arise due to various reasons: improper design, environmental factors, manufacturing defects etc
- This work addresses the fault tolerance aspect of DNN accelerators



Previous Work

Fault Aware Pruning + Retraining:

- Force prune and keep the weights in a DNN to zero which are to be processed at faulty locations and retrain the remaining weights [2]
- Fault Pattern: Random MAC unit failure
- Fails in the case of Column Faults (Our work)



Mapping Policy


Physical Locations on array:

$$\text{Physical}_x() = i\%N$$

$$\text{Physical}_y() = j\%N$$

(i,j) are matrix indices
N = size of array


i^{th} Neuron (i^{th} filter) is mapped on $(i\%N)^{\text{th}}$ column of systolic array



- Convolutional matrices are linearized before mapping onto the systolic array


Fault Model/Pattern

- Fault model: A diagnosed faulty MAC unit behaves as if stuck-at-zero.
- Any other faults (Eg. bit flips) can be converted into stuck-at-zero by using a multiplexer around every MAC
- Faults appear to be "Structured" (along row or column)




Impact of Faults

- DNNs are resistant to row faults till an extent
- With n faulty rows, $M\%n$ input neurons are completely pruned from the network
- The results of previous work [2] can be applied to restore the accuracy in the case of row faults, but requires additional retraining of the entire network




- The figure on right shows the effect of retraining the network with pruning the weights on faulty nodes
- The results clearly shows that earlier work [2] fails in this scenario
- i^{th} Output Neuron (i^{th} class) is removed from network if $(i\%N)^{\text{th}}$ column is faulty

Experiments are done on Lenet-300-100, Lenet-5 (MNIST) and ConvNet (Cifar10) networks



- Column faults have very high impact on network accuracy (if the column is used)
- With every column fault, the class associated with it is completely eliminated leading to significant accuracy drop




Mitigation Strategies - Row Faults

Low Row Faults

- Low row faults near input have limited impact on the DNN accuracy
- Weights can be mapped at the same locations ($i\%N, j\%N$)
- No additional retraining or computational overhead are needed

High Row Faults - Array Reduction

- For these faults, it is recommended to reduce the size of array along the row, i.e. reduce $N \times N$ array to $(N-k) \times N$
- Updated Mapping : $(i\%(N-k)+k, j\%N)$
- Faulty rows are completely avoided



Overhead:


Array Reduction along row

Lenet-300-100	8.6%
Lenet-5	12%
ConvNet	37%

Mitigation Strategies - Column Faults


Low Column Faults - Matrix Transpose

- We know that low "row faults" have smaller impact than low "column faults"
- Suggest to transpose the matrix to convert rows into columns and vice versa
- Updated Mapping : $(j\%N, i\%N)$
- All MAC units can be used even in the case of faults
- No retraining is required



High Column Faults - Array Reduction

- Reduction along Column
- Reduce $N \times N$ array to $N \times (N-k)$
- Updated Mapping : $(i\%N, j\%(N-k)+k)$
- Overhead: Same as row faults



Array Reduction along column

References

- P.Jouppi et al., "In-datacenter performance analysis of a tensor processing unit," in Computer Architecture (ISCA), 2017 ACM/IEEE 44th Annual International Symposium on IEEE, 2017, pp. 1-12
- J.J Zhang, T.Gu, K.Basu and S.Garg, "Analyzing and mitigating the impact of permanent faults on a systolic array based neural network accelerator," in VLSI Test Symposium (VTS), 2018 IEEE 36th .IEEE, 2018, pp. 1-6.